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Abstract
Reducing hardware overhead of neural networks for faster or lower power infer-
ence and training is an active area of research. Uniform quantization using inte-
ger multiply-add has been thoroughly investigated, which requires learning many
quantization parameters, fine-tuning training or other prerequisites. Little effort
is made to improve floating point relative to this baseline; it remains energy inef-
ficient, and word size reduction yields drastic loss in needed dynamic range. We
improve floating point to be more energy efficient than equivalent bit width integer
hardware on a 28 nm ASIC process while retaining accuracy in 8 bits with a novel
hybrid log multiply/linear add, Kulisch accumulation and tapered encodings from
Gustafson’s posit format. With no network retraining, and drop-in replacement of
all math and float32 parameters via round-to-nearest-even only, this open-sourced
8-bit log float is within 0.9% top-1 and 0.2% top-5 accuracy of the original float32
ResNet-50 CNN model on ImageNet. Unlike int8 quantization, it is still a general
purpose floating point arithmetic, interpretable out-of-the-box. Our 8/38-bit log
float multiply-add is synthesized and power profiled at 28 nm at 0.96× the power
and 1.12× the area of 8/32-bit integer multiply-add. In 16 bits, our log float
multiply-add is 0.59× the power and 0.68× the area of IEEE 754 float16 fused
multiply-add, maintaining the same signficand precision and dynamic range, prov-
ing useful for training ASICs as well.
1 Introduction
Reducing the computational complexity of neural networks (NNs) while maintaining accuracy en-
compasses a long line of research in NN design, training and inference. Different computer arith-
metic primitives have been considered, including fixed-point [21], uniform quantization via 8 bit
integer [15], ternary [20] and binary/low-bit representations [29, 3, 1]. Some implementations are
efficiently implemented on CPU/GPU ISAs [35, 33], while others demand custom hardware [10].
Instead of developing quantization techniques increasingly divorced from the original implementa-
tion, we seek to improve floating point itself, and let word size reduction yield efficiency for us. It
is historically known to be up to 10× less energy efficient in hardware implementations than integer
math [14]. Typical implementation is encumbered with IEEE 754 standard compliance [37], de-
manding specific forms such as fused multiply-add (FMA) that we will show as being inefficient and
imprecise. Memory movement (SRAM/DRAM/flip-flops) dominates power consumption; word bit
length reduction thus provides obvious advantages beyond just reducing adder and multiplier area.
We explore encodings to better capture dynamic range with acceptable precision in smaller word
sizes, and more efficient summation and multiplication (Sections 3-5), for a reduction in chip power
and area. Significant inspiration for our work is found in logarithmic number systems (LNS) [2] and
the work of Miyashita et al. [24] that finds logarithmic quantizers better suited to data distributions in
NNs, and alternative visions of floating point from Gustafson [11, 12] and Kulisch [19]. We sidestep
prior LNS design issues with numerical approximation and repurpose ideas from Gustafson and
Preprint. Work in progress.
Table 1: Dynamic range and significand fractional precision of math types considered
Word Encoding Range in decibels Fraction
bits type 20 log10(fmax/fmin) bits (max)
8 symmetric integer [−27 + 1, 27 − 1] 42.1 —
8 (8, 0) posit or (8, 0, α, β, γ) log 72.2 5
8 (4, 3) float (w/o denormals) 83.7 3
16 symmetric integer [−215 + 1, 215 − 1] 90.3 —
8 (4, 3) float (w/ denormals) 101.8 3
8 (8, 1) posit or (8, 1, α, β, γ) log 144.5 4
16 (5, 10) float16 (w/o denormals) 180.6 10
16 (5, 10) float16 (w/ denormals) 240.8 10
12 (12, 1) posit or (12, 1, α, β, γ) log 240.8 8
8 (8, 2) posit or (8, 2, α, β, γ) log 289.0 3
16 (16, 1) posit or (16, 1, α, β, γ) log 337.2 12
Kulisch, producing a general-purpose arithmetic that is effective on CNNs [13] without quantization
tinkering or re-training (Section 7), and can be as efficient as integer math in hardware (Section 8).
2 Floating point variants for NNs
There are few studies on NNs for floating point variants beyond those provided for in CPU/GPU
ISAs. [4] shows a kind of 8 bit floating point for communicating gradients, but this is not used
for general computation. Flexpoint [17] and the Brainwave NPU [6] use variants of block floating
point [36], representing data as a collection of significands with a shared exponent. This requires
controlled dynamic range variation and increased management cost, but saves on data movement
and hardware resources. For going to 8 bits in our work, we seek to improve the encoding and hard-
ware for a reasonable tradeoff between dynamic range and precision, with less machinery needed in
software.
For different precisions, [5] shows reduced-precision floating point for training smaller networks on
MNIST and CIFAR-10, with (6, 5)1 floating point without denormal significands being comparable
to float32 on these examples. (8, 7) bfloat16 is available on Google’s TPUv2 [9]. This form main-
tains the same normalized exponent range as float32, except with reduced precision and smaller
multipliers. However, the forms of encoding and computation for many of these variants are not
substantially different than implementations available with common ISAs, hardened FPGA IP, and
the like. We will seek to improve the encoding, precision and computation efficiency of floating
point to find a solution that is quite different in practice than standard (e, s) floating point.
3 Space-efficient encodings
IEEE 754-style fixed width field encodings are not optimal for most data distributions seen in prac-
tice; float32 maintains the same significand precision at 10−10 as at 1010. Straightforward imple-
mentation of this design in 8 bits will result in sizable space encoding NaNs, ∼ 6% for (4, 3) float.
Denormals use similar space and are expensive in hardware [26]; not implementing them restricts
the dynamic range of the type (Table 1). Tapered floating point can solve this problem: within a
fixed-sized word, exponent and significand field size varies, with a third field indicating relative size.
To quote Morris (1971): “users of floating-point numbers are seldom, if ever, concerned simultane-
ously with loss of accuracy and with overflow. If this is so, then the range of possible representation
can be extended [with tapering] to an extreme degree and the slight loss of accuracy will be unno-
ticed.” [25]
A more efficient representation for tapered floating point is the recent posit format by Gustafson [12].
It has no explicit size field; the exponent is encoded using a Golomb-Rice prefix-free code [8, 22],
with the exponent e encoded as a Golomb-Rice quotient and remainder (q, r) with q in unary and r
in binary (in posit terminology, q is the regime). Remainder encoding size is defined by the exponent
1Throughout, (e, s)-float refers to IEEE 754-style floating point, with sign bit, e-bit biased exponent and
s-bit 0.s or 1.s fixed point significand; float16/float32 are shorthand for IEEE 754 binary16/binary32.
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scale s, where 2s is the Golomb-Rice divisor. Any space not used by the exponent encoding is used
by the significand, which unlike IEEE 754 always has a leading 1; gradual underflow (and overflow)
is handled by tapering. A posit number system is characterized by (N, s), where N is the word
length in bits and s is the exponent scale. The minimum and maximum positive finite numbers in
(N, s) are fmin = 2
−(N−2)2s and fmax = 2
(N−2)2s . The number line is represented much as the
projective reals, with a single point at ±∞ bounding −fmax and fmax. ±∞ and 0 have special
encodings; there is no NaN. The number system allows any choice of N ≥ 3 and 0 ≤ s ≤ N − 3.
s controls the dynamic range achievable; e.g., 8-bit (8, 5)-posit fmax = 2
192 is larger than fmax in
float32. (8, 0) and (8, 1) are more reasonable values to choose for 8-bit floating point representations,
with fmax of 64 and 4096 accordingly. Precision is maximized in the range ±[2
−(s+1), 2s+1) with
N − 3− s significand fraction bits, tapering to no fraction bits at ±fmax.
4 Accumulator efficiency and precision
A sum of scalar products
∑
i aibi is a frequent operation in linear algebra. For CNNs like ResNet-
50 [13], we accumulate up to 4,608 (2d convolution with k = 3× 3, cin = 512) such products.
Integer addition is associative (excepting overflow); the order of operations does not matter and
thus it allows for error-free parallelization. In typical accelerator use, the accumulation type is 32
bits. Typical floating point addition is notorious for its lack of associativity; this presents problems
with reproducibility, parallelization and rounding error [26]. Facilities such as fused multiply-add
(FMA) that perform a sum and product c+ aibi with a single rounding can reduce error and further
pipeline operations when computing sums of products. Such machinery cannot avoid rounding error
involved with tiny (8-bit) floating point types; the accumulator can become larger in magnitude than
the product being accumulated into it, and the significand words no longer overlap as needed even
with rounding (yielding c+ ab = c); increasing accumulator size a bit only defers this problem.
There is a more efficient and precise method than FMA available. A Kulisch accumulator [19] is
a fixed point register that is wide enough to contain both the largest and smallest possible scalar
product of floating point values ±(f2max + f
2
min). It provides associative, error-free calculation
(excepting a single, final rounding) of a sum of scalar floating point products; a float significand
to be accumulated is shifted based on exponent to align with the accumulator for the sum. Final
rounding to floating point is performed after all sums are made. A similar operation known as
Auflaufenlassen was available in Konrad Zuse’s Z3 as early as 1941 [18], though it is not found in
modern computers.
We will term this operation of summing scalar products in a Kulisch accumulator exact multiply add
(EMA). For an inner product, given a rounding function2 r(·) with the argument evaluated at infinite
precision, EMA calculates r(
∑
i aibi), whereas FMA calculates r(anbn + r(an−1bn−1 + r(· · · +
r(a1b1+0) · · · ))). Both EMA and FMA can be implemented for any floating point type. Gustafson
proposed Kulisch accumulators to be standard for posits, terming them quires.
Depending upon float dynamic range, EMA can be considerably more efficient than FMA in hard-
ware. FMA must mutually align the addends c and the product ab, including renormalization logic
for subtraction cancellation, and the proper alignment cannot be computed until fairly late in the
process. Extra machinery to reduce latency such as the leading zero (LZ) anticipator or three path
architectures have been invented [28]. If multiply-add needs to be pipelined for timing closure, EMA
knows upfront the location of the floating point of c needed in alignment (as it is fixed), and can thus
accumulate a new product into it every clock cycle, while a FMAmust hold onto the starting value of
the accumulator c until later in the process, increasing the pipeline non-combinational area and often
requiring greater use of an external register file (for multiple accumulators ci in concurrent use) and
effective “loop unrolling” at software level to fill all pipeline slots. The rounding performed every
FMA requires additional logic, and rounding error can still compound greatly across repeated sums.
2r(·, b) is a rounding function that produces b fractional bits, and ri(·, b) is the i-th fractional bit returned.
We assume IEEE 754-style round-to-nearest-even (with sticky bit OR-reduction) for r(·).
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5 Multiplier efficiency
Floating point with EMA is still expensive, as there is added shifter, LZ counter, rounding, etc. logic.
Integer MAC and float FMA/EMA both involve multiplication of fixed-point values; for int8/32
MAC this multiply is 63.4% of the combinational power in our analysis at 28 nm (Section 8).
A logarithmic number system (LNS) [16] avoids hardware multipliers entirely, where we round and
encode logB(x) for some base B to represent a number x ∈ R. Hitherto we have considered linear
domain representations, where x ∈ R is rounded and encoded as x in integer, fixed or floating point
representation (note that floating point is itself a combination of linear and log encodings). Log
domain operations on linear x > 0, y > 0 represented as i = log2(x), j = log2(y) are:
log2(x ± y) = i+ σ±(j − i)
log2(xy) = i+ j [2]
log2(x/y) = i− j
As values x ≤ 0 are outside the log domain, sign and zero are handled separately [31], as is±∞. We
encode B = 2 log numbers with a sign bit and a signed fixed-point number of the formm.f , which
represents the linear domain value ±2(m+
∑
i
fi/2
i). For add/sub, without loss of generality, order
j ≤ i, and σ±(x) = log2(1 ± 2
x); this is the historical weak point of a LNS, as implementations
use costly LUTs or piecewise linear approximation of σ±(x). This can be more expensive than
hardware multipliers. The approximation log2(1 + x) ≈ x for x ∈ [0, 1] could also be used [24],
but this adds significant error, especially with repeated sums.
σ±(x) need only be evaluated if one wishes to keep the partial sum in the log domain. As with
Kulisch accumulation versus FMA, we accumulate in a different representation than the scalar prod-
uct for efficiency. For
∑
i aibi, we multiply aibi in the log domain, and then approximate as a linear
domain floating point value for accumulation. Translating log domain m.f to linear is easier than
σ±(x), as we can just consider the fractional portion f ; m is linear domain multiplication by 2
m
(floating point exponent addition or fixed point bit shift). A LUT maps f ∈ [0, 1) to p(f) = 2f − 1.
p(f) is the linear representation of the log number fractional part; the LUT maps all bits of f to a
desired number of bits α of p(f) or r(p(f), α), for a (2fbits × α)-bit LUT. Linear approximation of
m.f is the floating point value ±2m(1 +
∑α
i=1 2
−iri(p(f), α)). This is expanded in the usual way
for Kulisch accumulation. Just as Kulisch accumulation is efficient for linear domain values up to a
reasonably wide dynamic range, it proves quite efficient for our linear approximations of log values.
To convert a linear domain value back to log domain, we map g ∈ [0, 1) to q(g) = log2(1 + g). g
is a linear domain fixed-point fraction; to control the size of the LUT we only consider β bits via
rounding of g. q(r(g, β)) is similarly rounded to a desired γ bits; note that this latter rounding is log
domain. r(q(r(g, β)), γ) is then a (2β×γ)-bit LUT. We also choose α ≥ fbits+1, β ≥ α, γ = fbits
to ensure that log-to-linear-to-log conversion of f is the identity, or f = r(q(r(r(p(f), α), β)), γ).
We will name this (somewhat inaccurately) exact log-linear multiply-add (ELMA). The log product
and linear sum are each exact, but the log product is not represented exactly by r(p(f)) as this
requires infinite precision, unlike EMA which is exact except for a final rounding. The intermediate
log product avoids overflow or underflow with an extra bit for the product’s m. If a linear-to-log
mapping is desired (returning a log number after summation), there is also loss via r(q(g)).
Combining log-to-linear mapping with Kulisch accumulation makes log domain multiply-add effi-
cient and reasonably accurate. Small p and q LUTs reduce well in combinational logic. They are
practical for 16-bit types too, as compression can be used to reduce the size. For larger types they are
impractical, as α, β, γ need to scale with 2fbits , at which point σ± is a better strategy. As with FMA,
repeated summation via σ± is subject to magnitude difference error (e.g., the c+ ab = c case). Our
approximation introduces error with r(p(f)) and r(q(g)), but mitigates repeated summation error
and is immune to magnitude differences. This tradeoff seems acceptable in practice (Section 7).
An 8-bit log number by default suffers from the same problem as 8-bit IEEE-style floating point;
the dynamic range is limited by the fixed point encoding. We can use the same tapering as used
in (N, s) posit for m.f log numbers. m is encoded as an exponent, and f as a floating point sig-
nificand. fmin and fmax are then exactly the same for posit-tapered base-2 log or linear domain
values. Setting γ = fbits (which is at maximum (N − 3− s) for posits) introduces additional taper-
ing rounding error, as subsequent rounding in encoding is performed outside regimes of maximum
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Table 2: ResNet-50 ImageNet validation set accuracy per math type
Math type Multiply-add type top-1 acc (%) top-5 acc (%)
float32 FMA 76.130 92.862
(8, 1, 5, 5, 7) log ELMA -0.90 -0.20
(7, 1) posit EMA -4.63 -2.28
(8, 0) posit EMA -76.03 -92.36
(8, 1) posit EMA -0.87 -0.19
(8, 2) posit EMA -2.20 -0.85
(9, 1) posit EMA -0.30 -0.09
Jacob et al. [15]:
float32 FMA 76.400 n/a
int8/32 MAC -1.50 n/a
Migacz [23]:
float32 FMA 73.230 91.180
int8/32 MAC -0.20 -0.03
precision. γ is increased up to 3 bits (guard, round and sticky bits in typical round-to-nearest-even)
to improve accuracy here. This encoding we will refer to as (N, s, α, β, γ) log (posit tapered). We
can similarly choose to encode log numbers using an IEEE 754 format (with biased exponents, NaN
representations etc.); we use this for our ELMA comparison against float16 FMA in Section 8.
6 Additional hardware details
To make EMA/ELMA more energy efficient, we restrict accumulator range to [f2min, fmax]; han-
dling temporary underflow rather than overflow is more important in our experience. Kulisch accu-
mulator conversion back to log or linear N-bit types uses a LZ counter and shifter but can be sub-
stantially amortized in two ways. First, many sums are performed, with final conversion done only
once per inner product. Energy for the majority of work is thus lower than MAC/FMA (Section 8);
increased area for increased energy efficiency is generally useful in the era of “dark silicon” [32],
or conversion module instances can be rationed (limiting throughput) and/or clock gated. Second,
structures with local operand reuse (e.g., systolic arrays, fixed-function convolvers) naturally require
fewer converter instances, reducing area (discussion in Section 8 as well). EMA and FMA accuracy
are the same for a single sum c + ab; our power advantage would disappear in this domain, but the
vast majority of flops/ops in NNs require repeated rather than singular sums. Note that int8/32 usage
itself requires some conversion back to int8 in the end that we do not evaluate.
7 FPGA experiments
Our implementation is in SystemVerilog for ASIC evaluation, built into an FPGA design with Intel
FPGA OpenCL RTL integration support, with rudimentary PyTorch [27] integration. Source code is
available at github.com/facebookresearch/deepfloat. We evaluate (N, s) posit and
(N, s, α, β, γ) log arithmetic on the ResNet-50 CNN [13] with the ImageNet ILSVRC12 validation
set [30]. We use float32 trained parameters from the PyTorch model zoo, with batch normalization
fused into preceding affine layers [15]. float32 parameters and network input are converted to our
formats via round-to-nearest-even; no other adjustment of these values is performed. When convert-
ing into or out of a Kulisch accumulator, we can add a small exponent bias factor, adjusting the input
exponent by m, or the output exponent by n. This is effectively free (a small adder). No changes
are made to any activations except for such a bias of n = −4 at the last (fully connected) layer to
recenter unnormalized log probabilities from around 16.0 to 1.0. Without this we have an additional
loss in top-1 of around 0.5-1%, with little change to top-5. If the Kulisch accumulator itself can be
directly considered for top-k comparison, this avoids the need as well. All math is replaced with the
corresponding posit or log versions; average pooling is via division of the Kulisch accumulator.
Our results are in Table 2, along with two int8/32 quantization comparisons. (8, 0) linear posit has
insufficient dynamic range to work; activations are quickly rounded to zero. Our (8, 1, 5, 5, 7)
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Table 3: Chip area and power for 28 nm, 1-cycle multiply-add at 500 MHz
Component Area µm2 Power µW
int8/32 MAC PE 336.672 283
multiply 121.212 108.0
add 117.810 62.3
non-combinational 96.768 112.7
(8, 1, 5, 5, 7) log ELMA PE 376.110 272
log multiply (9 bit adder) 32.760 17.1
r(p(f)) (16x5 bit LUT) 8.946 5.4
Kulisch shift (6→ 38 bit) 81.774 71.0
Kulisch add (38 bit) 123.732 54.2
non-combinational 126.756 124.3
float16 (w/o denormals) FMA PE 1545.012 1358
(5, 10) (11, 11, 10) log ELMA PE 1043.154 805
(this log is (5, 10) float16-style encoding, same dynamic range;
denormals for log and float16 here are unhandled and flush to zero)
32x32 systolic w/ int8/32 MAC PEs 348231 226000
32x32 systolic w/ (8, 1, 5, 5, 7) log ELMA PEs 457738 195500
log result remains very close to (8, 1) linear posit. The int8/32 results listed do not start from the
same float32 parameters as our trained network, so they are not directly comparable. They use train-
ing with simulated quantization [15] and KL-divergence calibration with sampled activations [23],
whereas we perform math in the usual way in our log or linear domain arithmetic after rounding in-
put and parameters. We obtain reasonably similar precision without retraining, sampling activations
or learning quantization parameters, while retaining general floating point representations in 8 bits.
8 ASIC evaluation
We use Synopsys Design Compiler and PrimeTime PX with a commercially available 28 nm library,
target clock 500MHz. Process corners are SS@-40◦C synthesis, TT@25◦C power analysis at 0.81V.
Table 3 investigates multiply-add PEs, and as a proxy for an accelerator design, a 32x32 matrix
multiplication systolic array with these PEs. The float16 FMA is Synopsys DesignWare dw_fp_mac.
We accumulate to the C matrix in place (stationary C), shifting out values upon completion. The
int8/32 array outputs unprocessed int32; for ELMA, Kulisch accumulators are shifted across the PEs
for C output and converted to 8 bit log at the boundary via 32 conversion/encodermodules. The 1024
PEs within do not include these (as discussed in Section 6). 64 posit taper decoders are included
for where A and B are passed as input. Power analysis uses testbench waves for 128-d vectors with
elements drawn from N(0, 1); int8 quantization has a max of 2σ. PEs evaluate a variety of these
inner products, and the systolic arrays a variety of GEMMs with these vectors.
ELMA saves 90.9 µW over int8/32 on multiplication, but loses 68.3 µW on the add. ELMA non-
combinational demands are higher with additional state required (Kulisch and decoded log numbers),
but could be reduced by not handling underflowall the way to f2min. Despite the larger Kulisch adder,
effectively only 6 bits are summed (with carry) each cycle versus up to 16 with int8/32; strategies
for 500+ bit Kulisch accumulators [34] might work in this small regime to further take advantage
of this. Our 16-bit ELMA α = 11 p(f) combinational LUT is 386 µm2 despite compression, now
a significant portion of the design. Larger α likely needs a compiled ROM or explicit compute of
p(f).
A more in-depth analysis for our work would need to determine a Pareto frontier between fre-
quency/latency, per-operation energy, area, pipeline depth, math implementation and accuracy sim-
ilar to the Galal et al. FPU generator work [7], to see precisely in what regimes ELMA is advanta-
geous. We provide our limited analysis here, however rough, to help motivate future investigation.
6
9 Conclusions
DNNs are resilient to many forms of numerical tinkering; they allow re-evaluation of design deci-
sions made long ago at the bottom of the hardware stack with reduced fear of failure. The design
space of hardware real number representations is indeed quite large and underexplored [22], as is as
the opportunity to improve hardware efficiency and software simplicity with alternative designs and
judicious use of numerical approximation. Log domain representations, posits, Kulisch accumula-
tion and combinations such as ELMA show that floating point efficiency and applicability can be
substantially improved upon. We plan on continuing investigation of this arithmetic design space at
the hardware level with DNN training, and on general numerical algorithms in the future.
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